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DIGITAL TO ANALOG CONVERSION APPARATUS The output analog signal formed by the interpolation
„ ,, ^ „ .„. ^,^.^ is an n" order polynomial function y(r) of the time in-
ORIGIN OF THE INVENTION
 terva, , ^ ^n ;uccessive ^ i samples, wlth
The invention described herein was made by an em- each term in the polynomial function y(i) including a
ployee of the United States Government and may be 5 predetermined constant determined by the initial con-
manufactured and used by or for the Government of ditions
the United States of America for governmental pur- DESCRIPTION OF THF DRAWINGS
poses without the payment of any royalties thereon or BRIEF DESCRIPTION OF THE DRAWINGS
therefor FIG 1 is a functional block diagram of the apparatus
10 of the oresent invention.
BACKGROUND OF THE INVENTION
 no \ „ „ schematlc d;agram of an alternatiye c,reu|t
1 Field of the Invention arrangement for use in the apparatus of FIG 1;
The present invention relates to apparatus and meth- FIG 3 is a waveform diagram illustrating amplitude
ods for reconstructing an analog signal from a digital waveforms in the apparatus of FIG 1 as a function of
signal l5 time,
2 Description of Prior An FIG 4 is a schematic electrical circuit diagram of a
When it was required or desirable in prior art digital portion of the apparatus of FIG. 1 having reference nu-
to analog conversion systems to increase the accuracy meral 40 designating same;
of an analog signal during conversion of a digital signal, FIG 5 is a schematic electrical circuit diagram of a
several prior art techniques were used portion of the apparatus of FIG 1 having reference nu-
A first technique generated or formed a predicted an- meral 50 designating same,
alog output signal corresponding to a predicted value FIG 6 is a schematic electrical circuit diagram of a
for the output signal during the conversion interval or portion of the apparatus of FIG 1 having reference nu-
cycle The predicted signal value was compared with meral 60 designating same, and
the output signal formed during the conversion inter- FIG 7 is a schematic electrical circuit diagram of a
val, and a correction signal was formed corresponding portion of the apparatus of FIG. 1 having reference nu-
to the difference between the signals. The correction meral 70 designating same
signal was then used to adjust the predicted value of the OFSPRIPTION OF THF PRFFFRRFD
output signal during the next conversion interval. With
 3Q £M.£D™EN?
certain signals, such as rapidly-changing signals fluctu- DIME
atmg between output levels during conversion inter- In the drawings, the letter P designates generally the
vals, relatively severe and undesirable transients re- apparatus of the present invention which accurately re-
sulted constructs an output analog signal from a digital signal
A second technique used to increase the accuracy of 35 by converting the digital signal into successive ampli-
reconstruction of the analog signal was to increase the tude samples and interpolating between successive am-
samplmg rate of the original signal during conversion plitude samples to form the output analog signal
thereof into digital code or format However, increas- thereby reducing transitions between amplitude sam-
ing the sampling rate of the original signal required an pies and accurately reconstructing the output analog
increased signal bandwidth for transmission of the in- 40 signal The digital signal may be any suitable digital in-
creased samples within the same sampling interval, formation or data used in data transmission, storage,
which was undesirable due to transmission bandwidth telemetry, computing, and the like
limitations and due to increased complexity and cost of The apparatus P includes a converter C (FIG 1)
coding, transmission, reception, and decoding equip- which converts the digital signal into successive ampli-
ment 45 tude samples as such digital signal is presented to the
SUMMARY OF INVFNTION apparatus P. An interpolator I (FIG. 1) forms the out-SUMMARY OF INVENTION
 put ^^ signa, for interniediate values of the output
Briefly, the present invention provides a new and im- analog signal between the successive amplitude sam-
proved apparatus and method for accurate reconstruc- pies presented to the interpolator I by the converter C
tion of an output analog signal from a digital signal 50 The interpolation is based upon the successive ampli-
wherein the digital signal is converted into successive tude samples in the converter C and thereby minimizes
amplitude samples and the output analog signal is the transitions between successive amplitude samples
formed by interpolating between successive amplitude and accurately reconstructs the analog output signal
samples to minimize transitions between output ampli- With the present invention, it has been determined
tude samples and accurately reconstruct the output an- 55 that interpolation between successive amplitude sam-
alog signal pies in accordance with a polynomial mathematical
The interpolation is performed in accordance with an function minimizes the transitions between successive
nu order polynomial function, wherein n is an integer, amplitude samples and provides an accurate recon-
by integrating to solve an n" order differential equa- struction of the output analog signal A preferred em-
tion Initial conditions for solving the n" order differen- bodiment of the present invention interpolates between
tial equation by integrating are computed based upon the successive amplitude samples from the converter C
n + I successive amplitude samples from converted in accordance with a third order polynomial mathemat-
digital signals The initial conditions computed may be ical function of the general form:
adjusted in accordance with the accuracy of signal re-
 65 _
construction required, obviating the necessity of in- y( i — Br Ct
creasing signal sampling rate to increase reconstruction (i >
accuracy.
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However, it should be understood that the interpola- tween successive amplitude samples from the converter
tion by the apparatus P may be performed in accor- C, interpolating between the amplitude samples at
dance with other polynomial mathematical functions, times t = 0 and / = T in accordance with the third order
if desired polynomial function 4(/) of Equation ( 1 ). The interpo-
The interpolator I forms the output analog signal in 5 lator I forms the output signal 4(r) for the time interval
accordance with a polynomial mathematical function from f = 0 until / = T based upon four successive ampli-
of order n wherein n is an integer, in the preferred em- tude samples at times -T, 0, T, and 2T by forming a sig-
bodiment 3 (Equation (1)), by integrating, as will be nal representing the solution to the third order differen-
set forth herembeiow, to solve an n'* order differential tial Equation (12).
equation and form the n"1 order polynomial function 10 In order for the interpolator I to perform the in teg ra-
in order for the interpolator I to form the output signal tion and form the output signal y(t) representing the
representing the solution of such differential equation, solution of the differential Equation (12), the initial
initial condition signal amplitudes are formed therein, condition signal amplitudes at the time t = 0, are deter-
as will be set forth hereinbelow, based upon n + 1 mined from Equations (9) through (12)
successive amplitude samples from the converter C 15 _
In order to more clearly understand the operation of ''
the apparatus P of the present invention in solving the (13)
third order differential equation, a brief mathematical _
analysis of the operation of the apparatus P will be set y I ) —
forth. 20
 ( I4)
At four spaced intervals of time — T, O, T, and 2T, ,, _ -
the output analog signal y(t) has values in accordance '
with the following equations in accordance with the ( I S )
polynomial function of Equation ( 1 ) '"in\ = *A
At time -T, y, = -AT3 + BT* - CT + D (2) 25 y (U) ~~
At time 0, yi = D (3) (16)
At time T, y3 = AT3 -I- BT* + CT -I- D <4)
At time 2T, y4 = 8AT3 + 4BT1 + 2CT + D (5) The initial condition signals are formed in the inter-
polator I based upon the four successive amplitude
Using conventional algebra techniques, and solving 30 samples from the converter C The initial condition sig-
equations (2) through (5) for the coefficients of the nals are processed by the interpolator I in forming the
polynomial mathematical function of equation ( 1 ), the output analog signal y(t) as will be more evident here-
values of such coefficients are determined in terms of inbelow
the amplitude samples as follows: Considering the apparatus P more in detail (FIG 1),
_ 3 35 tne converter C receives an incoming serial digital data
"
 =
 ("^ W* ~ ^3 "*" ><)'("* ) stream as indicated by an arrow 10 at a data prepara-
(6) tion circuit 11 having therein a demultiplexer of the
conventional and well-known type and a serial to paral-_
B =
 (yi ~ yi ys lei data converter, also of the conventional and well-
(7) 40 known type The demultiplexer portion of the data
_ preparations circuit 11 demultiplexes the incoming sig-
c
 ~
 (
~
2?« ~ 3?« + °y» ~ wK67) nal data stream and retrieves the clock signal there-
(8) from The serial to parallel converter portion of the
_ data preparation circuit 1 1 forms data words each com-
~y* posed of a plurality of digital bits which are to be con-
(9) verted in the converter C into successive output ampli-
tude samples. The data words are furnished from the
Using conventional differential calculus techniques, serial to parallel converter portion of the data prepara-
the first, second, and third time derivatives of the poly- tion circuit 11, as indicated by an arrow 12, to a shift
normal mathematical function y(t) are determined as register 13.
follows The shift register 13 is of the conventional and well-
>t \ — -» A » -u TO -L.r known type and has four stages therein, 13a, I3b, I3c,
y (t) - 3At + 2Bt + C
 and 13^ each naving piurai digital memory devices
(10) -. therein to receive and store the serial data word output
,, _ of the data preparation circuit 11. The demultiplexer
y (t) — oAt -I- 2B portion of the data preparation circuit 11 retrieves the
(11) clock or synchronization signal from the incoming se-
,,, _ rial data stream and furnishes a clock pulse, as indi-
y (t) — 6 A cated by an arrow lla, to each of the four stages I3a
(12) through 13d, respectively, of the shift register 13 in
order that the converter C operates in synchronism
with the values of A, B, C, and D being in accordance with the serial data stream. The clock pulses from the
with equations (6) through (9), as has been previously data preparation circuit 11 are further furnished to the
set forth.
 65 interpolator I, as will be more evident hereinbelow. To
The apparatus P repetitively forms the output analog preserve clarity in the drawings, the connections by
signal during each time interval from a time t = 0 to a which the clock pulses are fed to the interpolator I are
time t = T, wherein T represents the time duration be- not illustrated in FIG. 1.
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'The four stages 13a through 13d of the shift register with Equation (7) to form therein an initial condition
13 furnish the digital data words stored therein to a cor- signal amplitude in accordance with Equations (7) and
responding plurality of sample and hold and digital to ( I S ) The initial condition signal amplitude so formed
analog converter stages ISa, ISb, ISc, and ISd, is processed in the first integrator 50 forming an output
respectively The digital to analog converter stages 15a 5 signal amplitude in accordance with Equation (11) by
through 15d include digital to analog converters of the integrating during the time interval from time t — 0
conventional and well-known type and sample and hold until time r = T. The signal amplitude so formed in the
circuitry of the conventional and well-known type first integrator 50 is furnished, as indicated by an arrow
which store the amplitude samples formed in the con- 21 (FIG 1), to a second integrator circuit 60.
verier C and furnish the amplitude samples so formed 10 The second integrator circuit 60 (FIGS 1 and 6) re-
over output conductors 16a, I6b, I6c, and I6d to the ceives the signal amplitude formed in the first Integra-
interpolator I tor 50 and further receives the amplitude samples from
For ease in understanding the operation of the inter- the converter C to form an initial condition signal am-
polator I in forming the output analog signal in accor- plitude in accordance with Equations (8) and (14)
dance with the polynomial mathematical function using 15
 The initlal condition signal amplitude formed in the
the equations set forth hereinabove, the signals fur- second integrator circuit 60 and the signal amplitude
mshed over the conductors 16a through 16d have been
 from the flrst integrator circuit 50 are processed in the
assigned reference numerals y4, y,, yt, and yt, respec- second integrator circuit 60, as will be set forth herein-
lively, as is evident from the drawings (FIG. 1)
 beiow> to form an output signal ampi,tude jn accor-
In an alternative converter C-l (FIG. 2), like slruc- 20
 dance WIth Equation (10) The output signal amplitude
ture performing a like function to Ihe converter C
 so forrned ,n the second integrator circuit 60 is fur-
(FIG 1) bears like reference numerals The incoming
 mshed as indlcated by an arrow 22, lo a ihird mtegra-
senal data stream, indicated by the arrow 10, is fur-
 tor circult 7fl (F,GS j and 7)
mshed to Ihe dala preparalion circuit 11 which exlracls
 The th,rd ,nte rator circuit 70 receives the out t
a clock signal and furmshes same over the conductor 25
 amplltude formed in the second integrator Cir-
1 la, as has been prev.ously set forth The data words
 cuit 60 and ^^ recejves a ^ htude from
formed in the dala preparalion circuil 11 are furnished,
 {he converter c to form an ,nltla| condltlon si nal am.
as indicated by the arrow 12 to a digital to analog con- ,ltu(,e ^^ ffl accordance wlth Equatlons (9) and
verter 115 of the conventional and well-knonw type
 ( )3) TJ)e „,,„, int ator 70 processes Ae initlal con.
The converter 115 converts Ihe digital data words 30 ^^ ^ ^ ^ ^ ^ ^ ^
representing the digital signal into successive amplitude
 from ^ ^J jnt Qr circu(t 6fl tQ form ^m
samples and furnishes same over an output conductor ., . » • • i.j j - u r -
. ,_
F
 . . .,, *. . .. the output signal amplitude in accordance with Equa-115a to an analog storage circuit 113 which stores the . , ,x _ , - _ , , _ i i • _, JL
. ~ . i «• j • .u . tion (' ) ar|d provide such analog signal as indicated by
successive amplltude samples formed in Ihe converter ,,K, , * 6 *jig r r 35 a" arrow 25. In Ihis manner, the interpolator I inle-
The analog storage circuit 113 includes four analog *™te» j£ °UtpU? °f the C<T'rter ^ ? Sol!e the 3"
storage stages 113*, 113b, 113c, and 113d, each com- order, d'fferent.al Equation (12) and form the output
posed of a pair of sample and hold analog gates of the Sl8nf therein f!"""* the time interval from tlme ' = °
conventional and well-known type The sample and "ntl1 tl"le ' = T bet*een ««cesiive amplitude samples
hold gates in each of Ihe analog storage stages 113a 40 from tne converter C
through 113* respectively, are operated in synchro- The lnltial condition circuit 40 (FIG 4) receives the
msm with the serial data stream by means of the clock outPut amplitude samples from the converter C and
signal furnished over the output conductor lla In forms an oulput initial condition signal amplitude in ac-
order to preserve clarily in Ihe drawings, and in view of cordance with Equations (6) and (12), as has been pre-
ihe convenlional and well-known nalure of the analog 45 Vlously ** forth. An operational amplifier 41, operated
storage circuitry, the connection of the outpul conduc- m a volta8e summing configuration, receives input sig-
lor lla to the analog storage circuit 113 is not illus- nals from the converter C at an input terminal 41a
trated in the drawings. thereof An electronic control switch 42, which may be
The analog storage stages 113a ihrough 113d furnish any suitable analog electronic control switch, provides
the amplitude samples from the converter C-l over the 50 an electrically-conductive path for the signals from the
outpul conductor 16a through 16d, respectively, to the converter C between an input terminal 42a and an out-
interpolator I in order that the output analog signal may Put terminal 42fc thereof in response to receipt of a
be formed in the interpolator I in a manner to be set clock pulse from the data preparation circuit 11 over
forth herein below tne electrical conductor 1 la, as has been previously set
Considering the interpolator I more in detail (FIGS. 55 forth Absence of the clock pulse causes the switch 42
1 and 4-7), an initial condition computing circuit 40 to provide an electrical path to an electrical ground for
(FIGS 1 and 4) receives the four successive amplitude the signal present at Ihe Input terminal 42a thereof
samples from the converter C and forms an initial con- ihrough an output terminal 42c.
dition signal amplitude therein in accordance with „ A holding capacitor 43 is electrically connected be-
Equations (6), (12), and (16) The initial condition iween an output terminal 41* and the input terminal
amplitude signal formed in the initial condition circuit 41a of the amplifier 41. The capacitor 43 assists in reg-
40 is furnished as indicated by an arrow 20 (FIG. 1) to ulatmg the gain and accuracy of the amplifier 41.
a first integrator circuil 50 (FIGS 1 and 5). A clamp circuil 44, illustrated in phantom in Ihe
The first integrator circuit 50 receives the initial con-
 65 drawings, may be connected between the output termi-
dition output signal amplitude from the initial condi- nal 4lb and the input terminal 41a of the amplifier 41
tion circuit 40 and further receives the amplitude sam- in order to limit the output of the amplifier 41, if de-
pies yi, yt, and yt from the converter C in accordance sired. A suitable clamp circuit may be, for example, a
3,754,236
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Zener diode appropriately biased to clamp and limit 150 electrically connected between the output Sib of
the output of the amplifier 41. the operational amplifier 51 and an input terminal I52a
A feedback resistor 45 is electrically connected be- of a control switch 152 of like structure and function
tween the output 4lb of the amplifier 41 and the input to the control switch 52. A surge limiting resistor 152d
terminal 42a of the electronic switch 42. The feedback 5 connects the switch 152 to ground and protects same
resistor 45 in conjunction with an input resistance 46, against current surges during switching operations An
an input resistance 47, an input resistance 48, and an integrating resistance network 151 including a fixed re-
input resistance 49, regulate and control the operation sistance 15la and a calibration potentiometer ISlb to
of the operational amplifier 41 in order that such am- adjust the gain of the integrator circuit 50 are electn-
phfier forms an output signal ?'"(') representing the 10 cally connected with the integrating capacitor 150 in
initial condition amplitude sample in accordance with order that the operational amplifier 51 integrates the
Equations (6) and (12) input signal y'"(i) upon receipt thereof from the initial
An inverter 46a is electrically connected in a series condition circuit 40 and forms the output signal y"(t)
circuit arrangement with the input resistor 46 in order in accordance with Equation (11) An electronic
that the algebraic sign of the amplitude sample y« from IS switch 153 electrically grounds the signal received
the converter C corresponds to the required sign set through the integrating resistance 151 upon receipt of
forth in Equation (6) For like reasons, an inverter 48a the clock signal in order that the initial condition cir-
is electrically connected in a senes electric circuit with cuitry of the integrator circuit 50 may form the initial
the input resistor 48, to provide the correct algebraic conditions in accordance with Equations (7) and (15)
sign for the amplitude sample yt 20 before each integrating operation cycle of the integra-
The resistance values of the feedback resistor 45 and tor circuit 50.
the input resistors 46 through 49 are selected so that The second integrator circuit 60 receives an input
the ratio of their resistance values controls the gain of signal y"(t) from the first integrator circuit 50, as has
the amplifier 41 so that the amplifier 41 forms an initial been previously set forth, and further receives initial
condition signal amplitude in accordance with Equa- 25 condition signals from the converter C in order to inte-
tion (6) and Equation (12) Thus, the resistance values grate the input signal y"(t) and form therein an output
of input resistors 46 and 49 are equal to each other and signal y'(') m accordance with Equation (10) In the
are three times as great as the resistance values of input integrator circuit 60, an operational amplifier 61 re-
resistances 47 and 48. In this manner, the initial condi- ceives an input signal from an initial condition portion
tion circuit 40 receives the amplitude samples from the 30 of such integrator upon operation of a control switch
converter C and forms an initial condition signal corre- 62 by the clock pulse signal from the data preparation
sponding in amplitude to the third differential y'"(t) of circuit 11. The electronic switch 62 is of like structure
the output analog signal to be formed by the interpola- and function to the switches 42 and 52 of the circuits
tor I in accordance with four successive amplitude sam- 40 and 50, respectively The operational amplifier 61
pies from the converter C 3S has an offset gain adjust potentiometer 61c, a holding
The first integrator circuit 50 receives the initial con- capacitor 63 and a clamping circuit 64 of like structure
dition amplitude signal formed in the initial condition and function to the circuitry of the initial condition cir-
circuit 40 as has been previously set forth, and further cuit 40 and the first integrator 50.
receives amplitude samples from the converter C and A feedback resistor 65 of the integrator circuit 60
integrates such signals received and forms an output and input resistances 66,67,68, and 69 have resistance
signal y"(t) in accordance with Equation (11) The values chosen in order to form an initial condition am-
first integrator circuit 50 includes an initial condition plitude signal for the integrator 60 in accordance with
circuit forming an initial condition signal amplitude in Equations (8) and (14)
accordance with Equations (7)land ( IS) including an A integrating portion of the integrator circuit 60 in-
operational amplifier 51 having a holding capacitor 53 eluding an integrating feedback capacitor 160 and an
and clamp circuit 54 of like structure and function to integrating resistance network 161 including a fixed re-
the capacitor 43 and circuit 44 of the initial condition sistance 161a and a gain adjusting potentiometer 161b
circuit 40. An offset potentiometer 51c is connected integrate the signal received from the first integrator 50
with the operational amplifier 51 in order to adjust the and process such signal together with the initial condi-
gain and calibrate the output of the amplifier 51. The tion signal formed in the manner previously set forth in
amplifier 51 forms the output signal and provides same order to form an output signal >'(') in accordance with
at an output terminal Sib thereof in accordance with Equation (10).
Equation ( I I ) upon receipt at an input terminal 51a As has been previously set forth with respect to the
thereof of the output initial condition amplitude sample „ integrator circuit 50, control switches 162 and 163
from the initial condition circuit 40 and the output am- control the application of the input signal y"(t) to the
plitude samples from the converter C An electronic operational amplifier 61 in order that the initial condi-
switch 52 of like structure and function to the elec- tion portion of the integrator circuit 60 may form the
tronic switch 42 controls the application of the ampli- initial condition signal in accordance with Equations
tude samples from the converter C to the amplifier 51.
 6Q (8) and (14)
A feedback resistor 55 and input resistors 56, 57 and The third integrator circuit 70 receives the output of
58 have their resistance values chosen in order to limit the second integrator circuit 60 and an initial condition
the gain of the operational amplifier 51 to form an ini- signal >t in accordance with Equations (9) and (13)
tial condition signal, in a like manner to the formation and forms an output signal y(() in accordance with
of the initial signal in the initial condition circuit 40, in
 65 Equation (1) by integrating the input signal so re-
accordance with Equations (7) and (IS). ceived.
The integrator circuit 50 further includes an integra- An electronic switch 72 of like structure and function
tor portion including an integrating feedback capacitor to the electronic switches in the circuitry previously set
3,754,236
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frfrth controls application of the initial condition signal
to an input terminal 71a of an operational amplifier 71
in the integrator 70. The amplifier 71 has offset poten-
tiometer 71c, holding capacitor 73, and clamping cir-
cuit 74 connected therewith in the same manner as the 5
operational amplifiers 41, 51, and 61 previously set
forth A feedback resistor 75 and an input resistor 76
have the resistance values chosen in order to apply the
amplitude sample from the converter C to the amplifier
71 to form an initial condition amplitude signal in ac- 10
cordance with Equation (9)
An integrating portion of the integrator circuit 70 in-
cluding an integrator feedback capacitor 170 and inte-
grator resistances 171 including a fixed resistor 171a
and a gain adjusting potentiometer 171b integrate the is
output signal y'(t) from the integrator 60 under control
imposed by electronic switches 172 and 173. Thus, the
integrator circuit 70 receives an input signal from the
integrator 60, y'(t), in accordance with Equation (10)
and an initial condition signal from the converter C in 20
accordance with Equation (9) and integrates such
input signals forming an output signal y'(t) in accor-
dance with Equation (1)
Accordingly, the interpolator I forms the output ana-
log signal y(t) for intermediate values of the output an- 25
alog signal between successive amplitude samples pres-
ented to the interpolator I by the converter C The in-
terpolation is performed in accordance with solution of
a third order differential equation in order to form the
third order polynomial function for the interpolation 30
As has been previously set forth, the interpolation be-
tween successive amplitude samples from the converter
C reduces transition between amplitude samples and
accurately reconstructs the output analog signal in
order to minimize transitions between output ampli- 35
tude samples
The foregoing disclosure and description of the in-
vention are illustrative and explanatory thereof, and
various changes in the size, shape, materials, compo-
nents, circuit elements, wiring connections, and con- 40
tacts, as well as in the details of the illustrated circuitry
and construction may be made without departing from
the spirit of the invention
I claim
1. An apparatus for accurate reconstruction of an 45
output analog signal from a digital data signal compris-
ing
means for demultiplexing the incoming data stream
corresponding to said digital data signal and re-
trieving therefrom clock voltage pulses represent- so
ing the clock signal associated with said digital data
signal,
serial to parallel converter means forming data words
each composed of a plurality of successive digital
bits from said digital data signal; 55
shift register means comprising n + I stages for stor-
ing successive digital data values of said digital data
signal, said shift register means being driven by said
clock voltage pulses whereby successive data val-
ues of said data signal are read into said shift regis- 60
ter means;
digital to analog converter means for converting the
plurality of digital values in said shift register
means to a plurality of corresponding amplitude
values, said amplitude values representing the out- 65
put of said converter means,
analog storage means for storing the successive am-
plitude samples from said converter means, said
analog storage means operable in synchronism with
the serial data stream of said digital data signal by
means of said clock voltage pulses; and
output means for interpolating between the succes-
sive amplitude samples from said converter means
in accordance with an n'* order polynomial mathe-
matical function v (<) where ( is the time interval
between successive amplitude samples, said output
means comprising initial condition circuitry re-
sponsive to said clock pulses for generating signals
representing successive derivatives of said digital
data signal and integrator means receiving said de-
rivative signals from the initial condition circuitry
and driven by said clock pulses for integrating the
output of said converter means to thereby form the
output analog signal during the intervals between
successive amplitude samples from said converter
means whereby transitions between amplitude
samples are minimized and the output analog signal
is accurately reconstructed
2. An apparatus for accurate reconstruction of an
output analog signal from a digital data signal compris-
ing
means for retrieving from said digital data signal
clock voltage pulses representing the clock signal
associated with said digital data signal,
shift register means comprising n + 1 stages for stor-
ing successive digital data values of said digital data
signal, said shift register means being driven by said
clock voltage pulses whereby successive data val-
ues of said data signal are read into said shift regis-
ter means,
digital to analog converter means for converting the
plurality of digital values in said shift register
means to a plurality of corresponding amplitude
values,
analog storage means for storing the successive am-
plitude samples from said converter means, said
analog storage means operable in synchronism with
the serial data stream of said digital data signal by
means of said clock voltage pulses, and
output means for interpolating between the succes-
sive amplitude samples from said analog storage
means in accordance with an n" order polynomial
mathematical function y (0 of the time interval t
between successive amplitude samples and thereby
form the output analog signal wherein transitions
between amplitude samples are minimized and the
output analog signal is accurately reconstructed,
said output means comprising integrator means for
integrating the output of said converter means to
form the output analog signal during the intervals
between successive amplitude samples from said
converter means; and
means being responsive to said clock voltage pulses
for computing initial conditions for said integrator
means based upon n + 1 successive amplitude sam-
ples from said converter means, wherein said out-
put means interpolates between successive output
amplitude samples in accordance with said nu
order polynomial function.
